

# AceMiner: Accelerating Graph Pattern Matching using PIM with Optimized Cache System

Liang Yan<sup>1,2</sup>, Xiaoyang Lu<sup>3</sup>, Xiaoming Chen<sup>1,2</sup>, Sheng Xu<sup>4</sup>, Xingqi Zou<sup>1,2</sup>,  
Yinhe Han<sup>1,2</sup>, Xian-He Sun<sup>3</sup>

<sup>1</sup> Institute of Computing Technology, Chinese Academy of Sciences

<sup>2</sup> University of Chinese Academy of Sciences

<sup>3</sup> Illinois Institute of Technology

<sup>4</sup> Anhui Normal University

- Background
  - Graph Pattern Matching (GPM)
  - Processing-in-memory (PIM)
- Challenges
- AceMiner Design
- Results

# Background


## □ Big Graphs

- 2 Billion Facebook users
- 3 Billion base pairs in human genome
- 20 Billion internet connected devices
- Trillions of connections between them




## □ Graph Pattern Matching

- Aims to discover *structural patterns* in a graph



## □ Graph Pattern Matching

- Triangle Counting :




Graph pattern matching algorithms involve a lot of:


- access to neighbouring vertex set
- irregular memory accesses

# Background

## □ Processing in memory



von Neumann architecture




PIM architecture

**weak performance!**

Data moves from memory to processor

near data processing

High memory access energy



Low memory access energy

Limited transmission bandwidth



High transmission bandwidth


Large data transmission



Minor data transmission

## □ GPM + PIM

- The set operation does not need too much computing resource
- Transfer all the set operations of graph pattern matching into PIM



- Background
  - Graph Mining
  - Processing-in-memory (PIM)
- **Challenges**
- AceMiner Design
- Results & Conclusions

## □ GPM + PIM: Challenges


### Triangle Counting:

- 1: **procedure**  $GPM\_TC(G,P)$
- 2: **for**  $v_0 \in V$
- 3: **for**  $v_1 \in N(v_0)$ <sup>①</sup> and  $v_1 > v_0$ <sup>③</sup>
- 4: **for**  $v_2 \in N(v_0) \cap N(v_1)$  and  $v_2 > v_1$
- 5:  $(v_0, v_1, v_2)$  is<sup>②</sup> an subgraph
- 6:  $subgraph += 1$

#### ① : Potential locality

$N(v_0)$  is reused in two continuous iterations

#### ② : Heavy data movement transfer




#### ③ : Heavy comparison overhead

if  $v_0 = 10, v_1 > v_0$

$v_1 \in N(v_0) = \{0, 1, 3, 4, 6, 7, 8, 9, 11\}$


discarded



All these problems can be mitigated by introducing a new cache system in the PIM architecture!!



## □ GPM + PIM: Challenges




```
1: procedure GPM_TC(G,P)
2:   for  $v_0 \in V$ 
3:     for  $v_1 \in N(v_0)^{\textcircled{1}}$  and  $v_1 > v_0^{\textcircled{3}}$ 
4:       for  $v_2 \in \underline{N(v_0) \cap N(v_1)}$  and  $v_2 > v_1$ 
5:          $(v_0, v_1, v_2)$  is  $^{\textcircled{2}}$  an subgraph
6:           subgraph += 1
```

**Existing PIM can support a very limited size of the cache :**

- But the size of the set of neighbouring vertices is random
- $N(v_0)$  of successive accesses are likely to be excluded from the cache
- $N(v_1)$  from remote devices cannot be cached locally

- Background
  - Graph Mining
  - Processing-in-memory (PIM)
- Challenges
- **AceMiner Design**
- Results & Conclusions

## □ Overall Architecture :





## Introducing in-DRAM cache to meet the large-capacity demand of GPM :

- Introducing **TAG cache** to accelerate accesses to hybridCache system
- Introducing an **optimised cache replacement strategy** to improve efficiency
- Seamless integration of **comparison unit** design with hybridCache


## □ Access Latency Optimization:

- Introducing SRAM-based TAG cache to cache frequently accessed in-DRAM cache tags
- Adopt bundled access method to package in-DRAM cache tag and data accesses



## Advanced Replacement Policy:


- Existing replacement strategies Least Recently Used (LRU) or Least Frequently Used (LFU) are deficient
- For graph pattern matching applications with extremely irregular access characteristics, these recency-based approaches may ignore some **recent infrequent but globally frequent data**



**Reuse distance based replacement policy**


## □ Seamless Integration of Comparison Units

‘Compare Parts’ in processing unit



The data needs to be fully loaded to the PU to do comparison


‘Compare parts’ after row buffer.



More timely comparison operations

## □ Seamless Integration of Comparison Units

- In triangle finding, the top 10% frequently visited neighbouring vertex sets account for nearly 44% of the total visits. Configuring the comparison unit at each bank increases the area overhead






- Background
  - Graph Mining
  - Processing-in-memory (PIM)
- Challenges
- AceMiner Design
- **Results**



## Results:

- AceMiner 21.6x performance improvement



Performance gains are mainly due to improved data access locality and reduced data movement.

## □ Results:


- AceMiner outperforms the state-of-the-art, achieving speedups of 40.2% and 13.3% over NDMiner and DIMMining respectively, with less energy consumption and design overhead

GPM ACCELERATING WITH PIM FRAMEWORKS.

	Comparison OPT	PIM logic	PIM cache
<b>NDMiner</b>	hardware	dedicated	small cache
<b>DIMMining</b>	software	dedicated	small cache
<b>AceMiner</b>	hardware	general	<i>hybridCache</i>

DESIGN OVERHEAD COMPARISON.

	NDMiner	DIMMining	AceMiner
<b>Area</b>	0.64 mm <sup>2</sup>	0.38 mm <sup>2</sup>	0.11 mm <sup>2</sup>
<b>Power</b>	51.59 mW	105.82 mW	10.85 mW



---

**Thanks for your attentions !**

**Q&A**