AceMiner: Accelerating Graph Pattern Matching using PIM with Optimized Cache System

Liang Yan^{1,2}, Xiaoyang Lu³, Xiaoming Chen^{1,2}, Sheng Xu⁴, Xingqi Zou^{1,2}, Yinhe Han^{1,2}, Xian-He Sun³

¹ Institute of Computing Technology, Chinese Academy of Sciences

² University of Chinese Academy of Sciences

³ Illinois Institute of Technology

⁴ Anhui Normal University











- Background
 - Graph Pattern Matching (GPM)
 - Processing-in-memory (PIM)
- Challenges
- AceMiner Design
- Results



Big Graphs

- 2 Billion Facebook users
- 3 Billion base pairs in human genome
- 20 Billion internet connected devices
- Trillions of connections between them



Graph Pattern Matching

• Aims to discover *structural patterns* in a graph





Graph Pattern Matching

• Triangle Counting :



Graph pattern matching algorithms involve a lot of:

- access to neighbouring vertex set
- irregular memory accesses



D Processing in memory



von Neumann architecture

Data moves from memory to processor

High memory access energy

Limited transmission bandwidth



Large data transmission





□ GPM + PIM

- The set operation does not need too much computing resource
- Transfer all the set operations of graph pattern matching into PIM





- Background
 - Graph Mining
 - Processing-in-memory (PIM)
- Challenges
- AceMiner Design
- Results & Conclusions

Challenges

GPM + PIM: Challenges

Triangle Counting: (1): Potential locality $N(v_0)$ is **reused** in two continous iterations 1: procedure GPM_TC(G,P) **(2)** : Heavy data movement 2: for $v_0 \in V$ transfer 3: for $v_1 \in N(v_0)$ and $v_1 > v_0^{3}$ for $v_2 \in \underline{N(v_0)} \cap \underline{N(v_1)}$ and $v_2 > v_1$ (v_0, v_1, v_2) is an subgraph 4: bus **③**: Heavy comparison overhead 5: if $v_0 = 10$, $v_1 > v_0$ $v_1 \in N(v_0) = \{0, 1, 3, 4, 6, 7, 8, 9, 11\}$ subgraph += 1 6:



All these problems can be mitigated by introducing a new cache system in the PIM architecture!!



GPM + PIM: Challenges



Existing PIM can support a very limited size of the cache :

- But the size of the set of neighbouring vertice is random
- N(v0) of successive accesses are likely to be excluded from the cache
- N(v1) from remote devices cannot be cached locally



- Background
 - Graph Mining
 - Processing-in-memory (PIM)
- Challenges
- AceMiner Design
- Results & Conclusions

Overall Architecture :



Introducing in-DRAM cache to meet the large-capacity demand of GPM :

- Introducing TAG cache to accelerate accesses to hybridCache system
- Introducing an **optimised cache replacement strategy** to improve efficiency
- Seamless integration of **comparison unit** design with hybridCache

□ Access Latency Optimization:

- Introducing SRAM-based TAG cache to cache frequently accessed in-DRAM cache tags
- Adopt bundled access method to package in-DRAM cache tag and data accesses



□ Advanced Replacement Policy:

- Existing replacement strategies Least Recently Used (LRU) or Least Frequently Used (LFU) are deficient
- For graph pattern matching applications with extremely irregular access characteristics, these recency-based approaches may ignore some recent infrequent but globally frequent data



Reuse distance based replacement policy

Seamless Integration of Comparison Units



The data needs to be fully loaded to the PU to do comparison



More timely comparison operations

Seamless Integration of Comparison Units

 In triangle finding, the top 10% frequently visited neighbouring vertex sets account for nearly 44% of the total visits. Configuring the comparison unit at each bank increases the area overhead





- Background
 - Graph Mining
 - Processing-in-memory (PIM)
- Challenges
- AceMiner Design
- Results

Results

Results:





Results

□ Results:

 AceMiner outperforms the state-of-the-art, achieving speedups of 40.2% and 13.3% over NDMiner and DIMMining respectively, with less energy consumption and design overhead

GPM ACCELERATING WITH PIM FRAMEWORKS.

	Comparison OPT	PIM logic	PIM cache
NDMiner	hardware	dedicated	small cache
DIMMining	software	dedicated	small cache
AceMiner	hardware	general	hybridCache

DESIGN OVERHEAD COMPARISON.

	NDMiner	DIMMining	AceMiner
Area	0.64 mm^2	0.38 mm^2	0.11 mm^2
Power	51.59 mW	105.82 mW	10.85 mW



Thanks for your attentions ! Q&A