CARE:

A Concurrency-Aware Enhanced Lightweight Cache Management Framework

Xiaoyang LU, Rujia Wang, Xian-He Sun



- Modern processors support data concurrency
- Data access **concurrency** is widely available
 - Some misses are **isolated**
 - Some misses overlap with other hits (hit-miss overlapping)
 - Some misses overlap with other miss (miss-miss overlapping)
- Cache miss penalty can be hidden by assess overlapping
- The cost of cache misses varies

Motivation

The cache bottleneck

- Performance gap between CPU and memory
- Multi-core poses challenges on shared cache management

The cache management solution

- Reduce the number of cache misses (data locality)
- Reduce costly misses (data concurrency)

Existing Solutions

Tradition: Locality-based cache management

- Tries to reduce miss count
- Assumption: Reducing miss count reduces memory-related stalls
- Enhanced by consider data concurrency

Advanced: MLP-based cache management

- Considering miss-miss overlapping
- Assumption: Reducing an isolated miss helps performance more than reducing a parallel miss
- Possible enhancement: hit-miss overlapping?

Observation - Hit-Miss Overlapping



Percentage of misses with hit-miss overlapping.

- 30% 80% misses in LLC have hit-miss overlapping
- Hit-miss overlapping cannot be ignored
- A miss without hit-miss overlapping (pure miss) can increase the latency of providing data to the upper-level cache



A **comprehensive** cache management framework that considers both **data locality** and **full data concurrency**



ILLINOIS TECH CARE: A Concurrency-Aware Enhanced Lightweight Cache Management Framework

CARE, a dynamic adjustable, concurrency-aware, lowoverhead cache management framework

Pure Miss Contribution (PMC), to quantify the cost and performance impact of outstanding cache misses



- PMC is the number of cycles of the miss that causes the memory stall
- The contribution of each miss to the active pure miss cycles
 - No hit accesses appear in pure miss cycles, the latency of miss accesses cannot be hidden, causing memory stalls

How to measure it?



Pure Miss Contribution (PMC) - Measurement



MSHR tracks all in flight misses Add a field PMC to each MSHR entry AD tracks the hit activities PMD determines whether the current

cycle is an active pure miss cycle

Every pure miss cycle for each entry in MSHR: PMC += 1/N

• N = Number of outstanding misses in MSHR

Pure Miss Contribution (PMC) - Measurement



MSHR tracks all in flight misses Add a field PMC to each MSHR entry AD tracks the hit activities

PMD determines whether the current cycle is an active pure miss cycle

Every pure miss cycle for each entry in MSHR: PMC += 1/N

• N = Number of outstanding misses in MSHR

Pure Miss Contribution (PMC) - Measurement



MSHR tracks all in flight misses

Add a field PMC to each MSHR entry

AD tracks the hit activities

PMD determines whether the current cycle is an active pure miss cycle

Every pure miss cycle for each entry in MSHR: PMC += 1/N

• N = Number of outstanding misses in MSHR

Pure Miss Contribution (PMC) - Predictability

- Can current PMC be used to predict future PMC?
- Using Program Counter (PC) to predict PMC

PMC_{δ}	403	429	433	436	437	450	459	462	470	473	482	603	621	623	649	654
[0,50)	89.40%	62.63%	64.02%	79.57%	68.19%	60.29%	57.74%	62.17%	59.99%	79.23%	57.72%	60.69%	64.77%	63.31%	50.66%	64.17%
[50,100)	3.89%	16.49%	14.52%	10.06%	18.70%	16.78%	14.95%	13.11%	16.23%	10.06%	18.18%	15.82%	15.24%	14.80%	19.85%	14.65%
[100,150)	5.56%	12.23%	12.27%	5.42%	9.33%	12.58%	11.00%	15.86%	7.22%	6.04%	12.93%	7.59%	9.09%	14.21%	16.87%	13.95%
\geq 150	1.15%	8.65%	9.18%	4.96%	3.79%	10.36%	16.30%	8.87%	16.56%	4.67%	11.18%	15.90%	10.90%	7.68%	12.62%	7.23%
Median	2.87	31.00	33.00	1.00	21.00	33.33	35.13	40.00	33.44	5.03	36.00	32.44	26.00	33.50	48.75	31.25

PMC values of the misses caused by the same PC are relatively stable



CARE: CONCURRENCY-AWARE CACHE MANAGEMENT



and hit promotions

CARE: CONCURRENCY-AWARE CACHE MANAGEMENT



and hit promotions

CARE: CONCURRENCY-AWARE CACHE MANAGEMENT



ILLINOIS TECH CARE: A Concurrency-Aware Enhanced Lightweight Cache Management Framework

CARE

- Making re-reference and PMC predictions
- CARE identifies the re-reference behavior of a cache block as
 - High-Reuse if the related RC counter is 7
 - Low-Reuse if the related RC counter is 0
 - All other cache accesses are classified as Moderate-Reuse
- CARE predicts the impact of a cache block on performance as
 - High-Cost if the related PD counter is 7
 - Low-Cost if the related PD counter is 0

CARE - Management Policies

- Improve data locality
 - Keep High-Reuse cache blocks
 - Give higher eviction priority to Low-Reuse blocks
- Take data **concurrency** into account
 - For Moderate-Reuse blocks:
 - Keep High-Cost cache blocks to reduce expensive misses
 - Give higher eviction priority to the Low-Cost blocks
- 2-bit Eviction Priority Value (EPV)
 - Reflect the eviction priorities of the cache block

More in the Paper

- CARE's Cache Management Policies
 - Insertion policy
 - Hit-promotion policy
 - Victim selection
- Collaboration with Prefetching
- Dynamic Threshold Reconfiguration Mechanism
 - Quantize PMC values to suit different workloads and different phases

14

Simulation Methodology

- Champsim trace-driven simulator
- **45** single-core memory-intensive workload traces
 - SPEC CPU2006 and CPU2017
 - GAP
- Homogeneous and heterogeneous multi-core mixes
- Prefetcher
 - L1D: Next-line prefetcher
 - L2: IP-stride prefetcher

• Five state-of-the-art LLC management schemes

- LRU
- SHiP++ [Young+, 2nd Cache Replacement Championship, 2017]
- Hawkeye [Jain+, ISCA'16]
- Glider [Shi+, MICRO'19]
- Mockingjay [Shah+, HPCA'22]

Performance with Varying Core Count



ILLINOIS TECH CARE: A Concurrency-Aware Enhanced Lightweight Cache Management Framework

Performance with Varying Core Count



LINOIS TECH CARE: A Concurrency-Aware Enhanced Lightweight Cache Management Framework

Performance Improvement via PMC



ILLINOIS TECH CARE: A Concurrency-Aware Enhanced Lightweight Cache Management Framework

Performance Improvement via PMC



ILLINOIS TECH CARE: A Concurrency-Aware Enhanced Lightweight Cache Management Framework

Overhead of CARE

• 26.6 KB of total metadata storage per core

• Only simple tables

• 6.8 KB for concurrency awareness

	Size	Used for				
NoNewAccess(1-bit/core)	1bit	PMC				
lookup table (32-bit/entry)	0.25KB	PMC				
PMC(32-bit/MSHR entry)	0.25KB	PMC				
PMC_low	32bit	DTRM				
PMC_high	32bit	DTRM				
TCM	32bit	DTRM				
EPV(2-bit/block)	8KB	metadata				
prefetch(1-bit/block)	4KB	metadata				
signature(14-bit/sampled set)	1.75KB	metadata				
R (1-bit/sampled set)	0.125KB	metadata				
PMCS(2-bit/sampled set)	0.25KB	metadata				
RC(3-bit/SHT entry)	6KB	SHT				
PD(3-bit/SHT entry)	6KB	SHT				
Total 26.64KB (6.76KB for concurrency-aware)						



Summary

Pure Miss Contribution (PMC), a comprehensive metric used to weigh the performance cost of each cache miss

CARE considers **locality, concurrency,** and **overlapping** to guide cache replacement decision

CARE outperforms state-of-the-art cache management schemes



LINOIS TECH CARE: A Concurrency-Aware Enhanced Lightweight Cache Management Framework

CARE:

A Concurrency-Aware Enhanced Lightweight Cache Management Framework

Xiaoyang LU, Rujia Wang, Xian-He Sun

xlu40@hawk.iit.edu





FAQs